Commercial Design Flow of Digital Integrated Circuits


Course Description

In this course it is presented introductory concepts about commercial design flow of integrated circuits projects, where emphasizes the hardware description language Verilog, simulation and code coverage, low power consumption and testability techniques.


Duration

15 hours


Historical

- Academic week of Instituto de Informática of UFRGS - 2012/1

.